{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

L14 lecture full - Comparator fs Vi ViDo DoAv Latch Clock...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 240 Lecture 14: Comparators B. Boser 1 Comparator Clock rate f s Offset Resolution Overload Recovery Input capacitance (and linearity!) Power dissipation Common-mode rejection Kickback noise A v Latch V i+ V i- D o+ D o- f s
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EECS 240 Lecture 14: Comparators B. Boser 2 Flash Converter Very fast: only 1 clock cycle per conversion High complexity: 2 B -1 comparators High input capacitance R/2 R R R R/2 R Encoder Digital Output V IN V REF
Background image of page 2
EECS 240 Lecture 14: Comparators B. Boser 3 Comparator Gain Example: 12-Bit / 100MS/s ADC 1V full-scale input Æ 1 LSB = 1V / 2 12 = 240 µ V Æ A v > 1V / 120 µ V = 8000 in 5ns!
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EECS 240 Lecture 14: Comparators B. Boser 4 Operational Amplifier? A vo f u f -3dB Gain Freq THz 3 . 1 ns 1 2 8000 2 2 1 3 3 = × = = = = π πτ π τ vo u dB vo u dB A f f A f f
Background image of page 4
EECS 240 Lecture 14: Comparators B. Boser 5 Open-Loop Amplifier Cascade
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EECS 240 Lecture 14: Comparators B. Boser 6 Cascaded Amplifier Step response: ( ) ( ) ( ) ( ) ( ) M in T o d m o m o in T o d m o m o in d T o m in m o
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}