This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 10 (state diagram for problem 9) State 0 (S1=0, S2=0) State 1 (S1=0, S2=1) State 3 (S1=1, S2=1) State 2 (S1=1, S2=0) Input A Input B 11 10. Datapath control (10 points): Imagine you are on the design team for a processor that implements a new instruction set called the E370. There are eight instructions: Instruction Semantics Description add r1, r2, r3 r1 = r2 + r3 Places the sum of r2 and r3 into r1. addi r1, r2, imm r1 = r2 + imm Places the sum of r2 and the immediate value into r1. The immediate value should be treated as a signed two’s complement number. sub r1, r2, r3 r1 = r2 – r3 Places the difference r2 – r3 into r1. and r1, r2, r3 r1 = r2 & r3 Places the result of the bitwise and of r2 and r3. andiu r1, r2, imm r1 = r2 & imm Places the result of the bitwise and of r2 and the immediate value. The immediate value should be treated as an unsigned value. lw r1, r2(imm) r1 = M[r2 + imm] Loads the value at memory address r2 + imm into r1....
View Full Document
- Winter '08
- SEPTA Regional Rail, Central processing unit, Andiu Lw Sw Bltz