EE457_Dis14_HW8_and_FinalReview

EE457_Dis14_HW8_and_FinalReview - EE457 Discussion Fall...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EE457 Discussion Fall 2007 Discussion #14 Final Review Brandon Franzke, Maryam Soltan, USC2006 Modified by Maryam Soltan in Fall 2007
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Sample Exams • Question 2, Fall 2004 – (Multi-cycle CPU) • Question 3, Summer 2004 – (Pipeline CPU) • Question 1, Fall 2004 – (Based on lab 7 pipeline) • Carry Look Ahead Adder – http://www-classes.usc.edu/engr/ee- s/457/ee457_How_does_CLA_work_by_Wei-Jen.ppt • Question 5, Summer 2004 –(CLA )
Background image of page 2
3 Example - Multicycle CPU • Modifications to the 2 nd Edition CU (state diagram) and DPU. – Mr Trojan already modified DPU • Notice: Standalone registers ( MDR , ALUout ) are fast even though RegFile is not. – Standalone = instantaneous – Register File = ½ clock • So we want to skip states 4 ( lw ) & 7 (r-type) – implement “posted-write” (next page)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Posted-Write • We needed states 4 & 7 because Register Writing takes ½ clock – But we already have the data stored in MDR and ALUout for these states.
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/27/2008 for the course EE 457x taught by Professor Puvvada during the Fall '07 term at USC.

Page1 / 23

EE457_Dis14_HW8_and_FinalReview - EE457 Discussion Fall...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online