{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

248 syllabus

248 syllabus - – Can improve the grade but no extra...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
ECEN 248: INTRODUCTION TO DIGITAL DESIGN Lecture Set A Dr. S.G.Choi Dept. of Electrical and Computer Engineering
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Instructor: Office 333G WERC Office Hours MWF 10-11 AM Email: [email protected] Lab Page: http:// people.tamu.edu/~rajballavdash/ecen_labpage
Background image of page 2
Required textbook : Required Textbook: "Fundamentals of Digital Logic Design" by Brown and Vranesic. VERILOG VERSION Supplemental texts: "Digital Design: Principles and Practices" by John Wakerly. "Contemporary Logic Design" by Randy Katz.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Course info Mailing list: Emails will be sent periodically to neo accounts Announcements: Lecture cancellations Deadline extension Updates, etc. Course website http://ece.tamu.edu/~gchoi/248.htm All slides, labs, assignments, etc.
Background image of page 4
Grading Policy: Assignments and Labs 25% 3 Hour Exams 20% for 1 st exam 25% for 2 nd 30% for 3rd No Final Exam Quizzes: Each quiz 1% of the final Taken into account only if it improves the final grade
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 8
Background image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: – Can improve the grade, but no extra points • Final grading may or may not be curved up Quizzes: • 3-6 quizzes – Multiple choice questions – 10-15 minutes – Each quiz 1% of the final – No quiz makeups Grading scale standard grading scale will be utilized. The tentative grading scale for the course is: A 90-100% 80-89% 70-79% 60-69% Below 59% Course Goals • Study methods for – Representation, manipulation, and optimization for both combinatorial and sequential logic – Solving digital design problems – Study HDL description language (verilog) Topics • Number bases • Logic gates and Boolean Algebra • Gate –label minimization • Combinational Logic • Sequential logic (Latches, Flip-flops, Registers, and Counters) • Memory and Programmable Logic • HDL language (Verilog)...
View Full Document

{[ snackBarMessage ]}

Page1 / 9

248 syllabus - – Can improve the grade but no extra...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online