HW 6 - RAM cell values for r0 through r5. d c ab f + + = ,...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333, ASU Spring 2008, Yu (Kevin) Cao Homework #6 Due Thursday, April 24 th , 10am, submitted to me in class. The objective of homework 06 is to practice the logic implementation with FPGA design. Look-Up Table (LUT) The Xactix FPGA company decides to use the following LUT in its CLB. (a) Implement the following functions in the LUT. You only need to show the appropriate
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: RAM cell values for r0 through r5. d c ab f + + = , abcd f = , d c b a f + + + = , cd ab f + = , ( ) ( ) d c b a f + + = (b) Design another 3-input LUT. Implement the following functions in the new LUT. Can these functions be implemented in one-stage of static CMOS logic? c b a f = , c ab f = , abc f =...
View Full Document

Ask a homework question - tutors are online