{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

HW 4 - An example of the data stream is shown below … 1 1...

Info icon This preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333, ASU Spring 2008, Yu (Kevin) Cao Homework #4 Due Thursday, April 3 rd , 10am, submitted to me in class. The objective of homework 04 is to practice advanced coding skills. You may use modelsim to check your answers. Data Path with Parity Check Design a data path and a controller to repeatedly receive characters in 7-bit odd parity format (i.e., the parity bit is 1 if the number of ones in a given set of bits is even). The bits are received synchronously, i.e., one bit per clock. The most significant data bit (MSB) is received first, with the parity bit received last. The first bit is the bit received after the receiving two consecutive zero bits. The end bit is always a logic 1, and the data stays high until the start bits are received.
Image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: An example of the data stream is shown below: … 1 1 1 1 1 0 0 d6 d5 d4 d3 d2 d1 d0 parity 1 0 0 d6 d5 … When receiving the end character, the seven data bits should be transferred in parallel to the data output port. If there is a parity error, the output port ERROR should be asserted high (low if otherwise). Draw the registers and logic blocks as a schematic, as well as the controller state machine state diagram. Write the VHDL code to implement the controller state machine. Your codes should be parameterized, such that the machine is able to support 7-bit or 8-bit characters, based on the value in the input port LENGTH ....
View Full Document

{[ snackBarMessage ]}