Questions_for_cse331-sp07_Final

Questions_for_cse331-sp07_Final - Student name_Section 1 or...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Student name: ________________________________________________Section 1 or 2 Final Exam for CSE331 Computer Organization and Architecture Sections (1) and (2) Spring 2007 Monday, May 7, 2007 8:00A-9:50A, 100 LIFE SCI Dr Kabekode V. Bhat, Associate Professor, Computer Science & Engineering, The Pennsylvania State University,111H, Information Sciences & Technology Building, University Park, PA 16802, (814) 863 0147 (Tel), [email protected] Answer all questions. If you need more space use the backside. (Total 50 points) 1a. Using a diagram show how does the processor direct I/O devices? Describe the memory-mapped I/O. (3.0) 1b What are the possible ways an I/O device can communicate with the processor? Indicate advantages of each of the methods specifically from the processor view point. (3.0) 2. What is an I/O interrupt? Can it be prioritized? Is an I/O interrupt synchronous with respect to instruction execution? (Explain why). How an interrupt is handled and processed? (6) 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3a. What are traps? Give examples. How traps are handled? Do we need any changes to the
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/30/2008 for the course CMPEN 331 taught by Professor Bhat during the Spring '08 term at Penn State.

Page1 / 5

Questions_for_cse331-sp07_Final - Student name_Section 1 or...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online