CSCE 3730 Examples of FPLD Familes

CSCE 3730 Examples of FPLD Familes - Examples of FPLD...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Examples of FPLD Families: Actel ACT, Xilinx LCA, Altera MAX 1 Advance of Commercial Programmable Logic Devices In 1985 when Xilinx introduced its XC2000 device family, each chip has only 64 to 100 4-LUTs providing 1,200 to 1,800 equivalent gates (2-input NAND gates). In 1998, Xilinx’s Virtex devices can provide 58K to 4M gates with 1Mb of config- urable distributed RAM and up to 832Kb of synchronous embedded memory. In 1988 when Altera launched its MAX 5000 device family, each chip has only 32 to 192 product-term based macrocells providing only 600 to 3,750 usable gates. In 1999, Altera’s APEX 20K devices have up to 51,840 logic elements (4-LUTs) , up to 442,368 RAM bits, and up to 3,456 product-term based macrocells, providing 60,000 to 1.5 million usable gates. 2
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Commercial CPLD Products Manufacturer CPLD Products WWW Locator Altera MAX 5000, 7000 and 9000 http://www.altera.com Atmel ATF, ATV http://www.atmel.com Cypress FLASH370, Ultra37000 http://www.cypress.com Lattice ispLSI 10000 to 8000 http://www.latticesemi.com Philips XPLA http://www.philips.com Vantis MACH 1 to 5 http://www.vantis.com Xilinx XC9500 http://www.xilinx.com 3 Commercial FPGA Products Manufacturer FPGA Products WWW Locator Actel Act 1, 2 and 3, MX, SX http://www.actel.com Altera FLEX 6000, 8000 and 10K, APEX 20K http://www.altera.com Atmel AT6000, AT40K http://www.atmel.com Lucent ORCA 1, 2 and 3 http://www.lucent.com QuickLogic pASIC 1, 2 and 3 http://www.quicklogic.com Vantis VF1 http://www.vantis.com Xilinx XC3000, XC4000, XC5200, Virtex http://www.xilinx.com 4
Background image of page 2
Actel ACT Family The Actel ACT family employs multiplexer-based logic cells. A row-based architecture is used in which the logic cells are arranged in rows with
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 10

CSCE 3730 Examples of FPLD Familes - Examples of FPLD...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online