{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

CSCE 3730 Introduction to Integrated Circuit Design Methodologies

CSCE 3730 Introduction to Integrated Circuit Design Methodologies

Info icon This preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to Integrated Circuit Design Methodologies 1 Introduction to Integrated Circuits Integraded circuit combines dozens ( SSI ) to millions ( VLSI ) of transistors into a single chip. The locations and connections of the transistors are defined by several masks in the fabrication process. Application-specific-integrated circuits ( ASIC ) - ICs designed and used for a particular application e.g. telecom, automotive. - contrast to standard ICs e.g. memories and microprocessors which are used in different microleectronics systems 2
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ASIC Glossary Mask : A thin photographic film used to transfer part of a circuit pattern to the surface of a semiconductor wafer. A number of masks are used in combination with various additive and subtractive operations, to create the integrated circuits on a wafer. Wafer : circular silicon on which identical chips are patterned. Dies : individual ICs from slicing up of a patterned wafer. Defect density : a measure of the quality of the fabrication process (# defects per unit area). Yield : percentage of dies on a wafer that are good which depends on the comlexity and maturity of a process. 3 ASIC Design and Manufacturing Design Methodologies Full Custom Standard Cells Gate Arrays Programmable Logic Semicustom PLDs FPGAs 4
Image of page 2
Full-Custom ICs Custom ICs are created using unique custom masks for all layers during the man- afacturing process. Designers control all stages of the chip layout . Engineers design some or all of the logic cells, circuits, and the chip layout specifi- cally for a full-custom IC. Pros: complete design flexibility, high performance and density possible. Cons: large amount of design effort and high development cost. For applications requiring high volume, cost can be amortized over the high volume. 5 Standard-Cell-Based ICs Use predesigned logic cells from standard-cell library to implement the design.
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.
  • Fall '08
  • Li
  • Logic gate, Programmable logic device, Field-programmable gate array, Application-specific integrated circuit, programmable logic, Channelless Gate Array

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern