CSCE 3612 ch2-1

CSCE 3612 ch2-1 - Instruction sets Computer architecture...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
© 2008 Wayne Wolf Overheads for Computers as Components 2 nd ed. Instruction sets Computer architecture taxonomy. Assembly language.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
© 2008 Wayne Wolf Overheads for Computers as Components 2 nd ed. von Neumann architecture Memory holds data, instructions. Central processing unit (CPU) fetches  instructions from memory. Separate CPU and memory distinguishes  programmable computer. CPU registers help out: program counter  (PC), instruction register (IR), general- purpose registers, etc.
Background image of page 2
© 2008 Wayne Wolf Overheads for Computers as Components 2 nd ed. CPU + memory memory CPU PC address data IR ADD r5,r1,r3 200 200 ADD r5,r1,r3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
© 2008 Wayne Wolf Overheads for Computers as Components 2 nd ed. Harvard architecture CPU PC data memory program memory address data address data
Background image of page 4
© 2008 Wayne Wolf Overheads for Computers as Components 2 nd ed. von Neumann vs. Harvard
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/30/2008 for the course CSCE 3612 taught by Professor Goodrum during the Fall '08 term at North Texas.

Page1 / 12

CSCE 3612 ch2-1 - Instruction sets Computer architecture...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online