lecture10 - FoundationsofEmbeddedSystems ATermFall2008

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Foundations of Embedded Systems A Term -- Fall 2008 Lecture #10: More Clocks and Timers Reading for Today: User's Guide Ch. 13 Reading for Next Class: User's Guide Ch. 20 HW #3 (on web):            Due Friday 9/19/2008 Lab #1 (on web): Report due NOW! Lab #2 (on web): Report due Tuesday 9/30/2008 Last Class :  Clock inputs provide the Time Reference for microprocessor systems      >> FLL+ Clock Module:  Exercise in deciphering the 5 (yes,  five ) clock configuration              registers  MSP430F449 Clock System    >> MSP430 Clock module is very capable, wide variety of clocking options under              software control    >> FLL+ Clock module -- 3 possible Clock sources   LFXT1CLK = LF Crystal 32,768 Hz watch crystal   XT2CLK = 8MHz crystal   DCOCLK = Internal Digitally Controlled Oscillator (frequency selectable)   >>  Provides 4 clock signals to CPU and peripherals ( On Reset they   DEFAULT to the following ... know these!)    ACLK  = Auxillary Clock = LFXT1CLK =  32768 Hz    MCLK  = Master Clock (CPU) = 32*LFXT1CLK =  1.048567 MHz    SMCL K =  Sub-main Clock = DCOCLK =  
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/27/2008 for the course ECE 2801 taught by Professor Jarvis during the Fall '08 term at WPI.

Page1 / 7

lecture10 - FoundationsofEmbeddedSystems ATermFall2008

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online