HW2903_6 - ELEG 2903 CENG 2113 HW#6(due Thursday December 4...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ELEG 2903 / CENG 2113: HW#6 (due Thursday, December 4) Questions 1 – 6 are worth 2 points each, question 7 is worth 3 points, and questions 8 – 9 are worth 5 points each, for a total of 25 points. Show your work, and check your answers. 1) The input signals below are applied to the active high SR latch shown below, when Q is initially 0. Sketch the Q and Q’ outputs. S R Q Q 2) The input signals below are applied to the active high clocked SR latch shown below, when Q is initially 0. Sketch the Q and Q’ outputs. 3) The input signals below are applied to the clocked D latch shown below, when Q is initially 0. Sketch the Q and Q’ outputs.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4) The input signals below are applied to the negative edge triggered D flip-flop shown below, when Q is initially 0. Sketch the Q output. D Q Q 5) The input signals below are applied to the positive edge triggered JK flip-flop shown below, when Q is initially 0. Sketch the Q output. 6) The input signals below are applied to the positive edge triggered T flip-flop shown below, when Q is
Background image of page 2
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 11/20/2008 for the course ELEG 2903 taught by Professor Smith during the Fall '08 term at Arkansas.

Page1 / 3

HW2903_6 - ELEG 2903 CENG 2113 HW#6(due Thursday December 4...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online