Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
DIGITAL DESIGN I: EXPERIMENT #1 DE2 BOARD FAMILIARIZATION: UNSIGNED AND 2 S COMPLEMENT ADDITION Purpose The purpose of this experiment is to compare unsigned and 2 s complement addition. You will use an Altera DE2 (Development and Education) FPGA board for rapid prototyping of complex digital circuits. FPGAs are reprogrammable hardware, which means they must be configured to implement a specific design each time power is applied. The DE2 board features a state-of-the-art Cyclone® II 2C35 FPGA in a 672-pin package. All peripheral components on the board are connected to pins of this chip, allowing the user to control all aspects of the board’s operation. References 1) Digital Systems: Principles and Applications, Chapter 2 and 6 2) Altera Cyclone™ II Device Handbook, , which provides background information for Altera’s Cyclone II FPGAs 3) DE2 VHDL Programming Tutorial 4) DE2 Pin Assignments Materials Required Altera DE2 board, AC adapter, and USB interface cable Background FPGA Overview An FPGA (Field Programmable Gate Array) is a user-programmable logic device that can be configured to perform a variety of complex logic operations. It is similar to the PLAs (Programmable Logic Arrays) studied in Digital Design I, but is much more powerful. Figure 1 shows the basic layout of an FPGA, which consist of an array of logic elements (LEs) that can be wired together in a user-defined manner using programmable interconnect switches. These internal logic element blocks communicate with external hardware through I/O blocks on the outer edge of the FPGA.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
I/O Block PROGRAMMABLE INTERCONNECT LOGIC BLOCK Figure 1: FPGA Layout The smallest unit of logic in the Cyclone II architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE features: (a) a four-input look- up table (LUT), which is a function generator that can implement any function of four or fewer variables, (b) a programmable register, (c) a carry chain connection, (d) a register
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 6


This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online