Design methodology & strategy.pdf - 1 ESE 570 VLSI...

This preview shows page 1 - 9 out of 23 pages.

ESE 570 VLSI DESIGN METHODOLOGIES 1 Kenneth R. Laker, University of Pennsylvania
Image of page 1

Subscribe to view the full document.

Kenneth R. Laker, University of Pennsylvania 2 VLSI TECHNOLOGY AND DESIGN DRIVERS -> LESS AREA, MORE COMPACTNESS AT ALL SYSTEM LEVELS -> LESS POWER CONSUMPTION -> FEWER CHIPS/COMPONENTS PER BOARD AND SYSTEM -> HIGHER RELIABILITY, DUE TO IMPROVED ON-CHIP INTERCONNECTS -> HIGHER SPEED DUE TO REDUCED INTERCONNECT LENGTH -> MANUFACTURING COST REDUCTIONS
Image of page 2
Kenneth R. Laker, University of Pennsylvania 3 FULL-CUSTOM SEMI-CUSTOM DESIGN TIME CHIP PERFORMANCE More opportunity for performance improvement Less opportunity for performance improvement Shorter design time to “maturity” Longer design time to “maturity” IMPACT OF DIFFERENT VLSI DESIGN STYLES ON DESIGN CYCLE TIME AND ACHIEVABLE CHIP PERFORMANCE
Image of page 3

Subscribe to view the full document.

Architecture Definition and Logic Design System Requirements VLSI Design and Layout Design Verification Mask Generation Silicon Processing Wafer Testing, Packaging, Reliability Qualification FAIL PASS Technology Design Rules Design Rule Check Device Models Circuit Sim (SPICE) Logic Diagram/Description Kenneth R. Laker, University of Pennsylvania 4
Image of page 4
Kenneth R. Laker, University of Pennsylvania 6 STRUCTURAL DOMAIN BEHAVIORAL DOMAIN PHYSICAL DOMAIN Chip Floorplan Module Placement Cell Placement Mask Processor Register ALU Logic Gates Transistors Algorythm Finite State Machine Module Discriptors Boolean Expressions VLSI DESIGN FLOW - 3 DOMAIN REPRESENTATIONS
Image of page 5

Subscribe to view the full document.

Kenneth R. Laker, University of Pennsylvania 6 SYSTEM SPEC SYSTEM SPEC FUNCTIONAL SPEC FUNCTIONAL VERIFICATION LOGIC DESIGN LOGIC VERIFICATION CIRCUIT DESIGN CIRCUIT VERIFICATION PHYSICAL DESIGN LAYOUT VERIFICATION BEHAVIORAL REPRESENTATION LOGIC (GATE LEVEL) REPRESENTATION CIRCUIT (TRANSISTOR LEVEL) REPRESENTATION LAYOUT PREPRESENTATION FABRICATION & TESTING SIMPLIFIED VLSI DESIGN FLOW VIEW IN THREE DOMAINS BEHAVIORAL DOMAIN STRUCTURAL DOMAIN PHYSICAL DOMAIN
Image of page 6
Kenneth R. Laker, University of Pennsylvania 7 OBJECTIVE: transfer design description in behavioral domain into a fully equivalent design descriptions in the other domains . -> Guiding Design Organization Principles -> Design Options Avialable to CMOS IC Designers Fast Prototyping Low Volume Custom Design Labor Intensive High Volume
Image of page 7

Subscribe to view the full document.

Kenneth R. Laker, University of Pennsylvania 8 Structured Design Strategies Strategies common for complex harware and software projects.
Image of page 8
Image of page 9
  • Fall '15
  • prasad

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern