{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Quiz2_1.pdf - CEG 3155 Digital Systems II Quiz#2 Note...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CEG 3155: Digital Systems II Quiz #2 Note: Closed book exam. No calculators are allowed. Name: ________________________ Student Number: __________________ Reference Card
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2
Background image of page 2
3 _____________________________________________________________________________________ QUESTION 1: (5 points) Two programs are shown below. Show conceptual implementation of both programs and explain the differences: Program A signal a, b, y, tmp: std_logic; process (a, b, tmp) begin tmp <= ‘0’; tmp <= tmp or a; tmp <= tmp or b; y <= tmp; end process ; Program B signal a, b, y: std_logic; process (a, b) begin variable tmp : std_logic ; tmp := '0'; tmp := tmp or a; tmp := tmp or b; y <= tmp; end process ; QUESTION 2: (6 points) Write VHDL code for the tri-state bus shown in the figure below. Input lines and the output are 16 bits wide.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4 QUESTION 3: (14 points) a) Show conceptual implementation of the code below. Signals a,b,c,d, x,y,z are all 8 bits.
Background image of page 4
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}