This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Generating HSPICE netlist from synthesized gate-level netlist This tutorial demonstrates how to generate a HSPICE netlist from a synthesized gate- level Verilog netlist. This procedure consists of 2 steps; importing synthesized gate-level Verilog netlist into Cadence tool and extracting HSPICE netlist from the schematic of the imported Verilog netlist. 1. Setup (1) Complete additional CAD tools setup Complete the steps from 6 to 10 of Setup Instructions on VLSI CAD Tools fwebsite. http://www-scf.usc.edu/~ee577/ (2) Edit cds.lib file Add the following line in your cds.lib file DEFINE OSU_stdcells /auto/home-scf-06/ee577/design_pd k/osu_stdcells/lib/tsmc018/OSU_stdcells_tsmc018 Add the following line if it is not already there INCLUDE $CDK_DIR/cdssetup/cds.lib 2. Verilog import (1) Launch Cadence tool aludra> icfb & (2) Create a new library to import Verilog netlist CIW => File => New => Library Name: type a library name you want Technology File: check Dont need a techfile Click OK (3)...
View Full Document
This note was uploaded on 03/19/2008 for the course EE 577B taught by Professor Bhatti during the Spring '08 term at USC.
- Spring '08