{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Extracting_top_level_verilog_netlist

Extracting_top_level_verilog_netlist - 4 On CSI under...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Extracting Top Level Verilog Netlist from Cadence Schematic 1. In icfb window (CIW) go to tools and then choose Synopsys Integration. CIW- Æ Tools Æ Synopsys Integration In CSI window Browse to your top level design, and click OK. 2. CSI window will pop up. On CSI go to Session then environment and then change run directory…. CSI Æ Session Æ Environment Æ Change run directory… On CSI initialization window correct your path where you want your netlist to be extracted and then click OK. 3. On CSI window under session choose set up and CSI… CSI Æ Session Æ Setup Æ CSI… Then in CSI Options change Netlist format to Verilog HDL
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2