Synopsys Synthesis_tutorial

Synopsys Synthesis_tutorial - University of Southern...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
University of Southern California Dr. Rashed Z. Bhatti EE577b Synthesis with Synopsys Design Compiler Design Compiler Setup Source CAD tools setup file. aludra >cd ee577b aludra/ee557b > source ~ee577/vlsi_tools.csh Directory Setup Follow the steps below in your favorite ee577b directory aludra/ee557b > mkdir syn aludra/ee557b/syn > cd syn aludra/ee557b/syn > mkdir db netlist report script sdf sim src aludra/ee557b/syn > cp ~ee577/synthesis/.synopsys_dc.setup . Running Design Compiler - Start Design Compiler aludra/ee557b/syn > dc_shell-t Ignore the error message when Design Compiler is being started. Synthesis Checklist 1. When you read a Verilog source file into Design Compiler, Design Compiler analyzes and elaborates the source code and generates messages. Read the messages carefully and check the following points. a. Check missing inputs in sensitivity list. b. Check messages about “Inferred memory devices”. These messages will be generated when there is a memory device (FFs, latches) in your design. I. Remove unwanted latches . If there are unwanted latches (should be a FF or should be a combinational logic, e.g. missing “else”), modify your source code. II. Remove unwanted FFs . If there are unwanted FFs (should be a combinational logic) modify your source code. III.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 3

Synopsys Synthesis_tutorial - University of Southern...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online