EE477L_Review_I

EE477L_Review_I - CMOS Digital Integrated Circuits EE477...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
CMOS Digital Integrated Circuits EE477 Review Part I Spring 2007 Dept. of Electrical Engineering – Systems University of Southern California
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
M Pedram, USC/EE MOSFET ( M etal O xide S emiconductor F ield E ffect T ransistor ) is a majority carrier device – Electrons are the majority carrier for an N-channel FET; holes are the majority carrier for a P-channel FET. – By contrast, a BJT (Bipolar Junction Transistor) is a minority carrier device • Electrons are the minority carrier in the base region of an NPN transistor • Types of MOSFET Devices: – N channel enhancement mode: normally OFF; V T > 0 – P channel enhancement mode: normally OFF; V T < 0, I ds < 0 MOSFET Transistor Theory
Background image of page 2
M Pedram, USC/EE Physical Structure of an N-Channel Enhancement-Type MOSFET
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
M Pedram, USC/EE Circuit symbols for n-channel and p-channel enhancement-type MOSFETs. Types of MOSFET Devices
Background image of page 4
M Pedram, USC/EE Operating in the linear region Operating at the edge of saturation Operating beyond saturation Cross-sectional View of an nMOS Transistor
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
M Pedram, USC/EE For V SB =0, the threshold voltage is denoted as V T0 or V T0n,p 0 0 2 O XB TG C F O XO X Q Q V C C φ nMOS transistor: 2 | 2 | ln pMOS transistor: 2 | 2 | ln B OA S i F i F A BO D Si F D F i Qq N n kT qN N N kT qn ε εφ =− = = Φ GC Ö The work function difference between the gate and the channel Q OX Ö positive charge density at the gate Si-oxide interface due to impurities and lattice imperfections at the interface (Sign is always positive) φ F Ö The substrate Fermi potential Q BO Ö depletion charge density at surface inversion Threshold Voltage of an NMOS Transistor
Background image of page 6
M Pedram, USC/EE Threshold voltage determinants: - Gate conductor materials - Gate oxide material & thickness - Substrate doping - Channel Ion Implantation, N I - p-type (n-type) impurities, V T is made more positive (negative) - Impurities in Si-oxide interface, Q ox - Source-bulk voltage, V SB - Temperature, T () 0.55 heavily doped n-type polysilicon gate (edge of conduction band) 0.55 heavily doped p-type polysilicon gate (edge of valence band) GC F F gate F gate V V φφ φ Φ= = Threshold Voltage (Cont’d) OX OX OX C t ε = 1 21 1 2 1 0.34 10 , 1.06 10 ox si Fcm Fcm εε −−
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
M Pedram, USC/EE For V SB 0, the threshold voltage is denoted as V T or V Tn,p 2 OX B TG CF O XO X Q Q V C C φ 2| 2 | B AS i F S B Q qN V εφ =− + 0 00 0 2 B O X BB GC F T OX OX OX OX Q QQ Q Q Q V CC C C −− = 0 2 where ( | 2 | | 2 |) i FS B F OX OX qN V ε φφ + 0 (|2 | |2 | ) TT B F VV V γ =+ −+ 2 where body effect coefficient A Si OX qN C == Threshold Voltage (Cont’d) Reverse body bias V SB Sign=positive
Background image of page 8
M Pedram, USC/EE Negative Positive γ Negative Positive V SB * Positive Negative Q B0 , Q B Positive Negative Φ F pMOS nMOS Parameter Signs of Key Parameters * For the typical reverse body biasing condition
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
M Pedram, USC/EE NMOS I D -V DS and I D -V GS Curves () 2 0 2 0 .
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/19/2008 for the course EE 577B taught by Professor Bhatti during the Spring '08 term at USC.

Page1 / 53

EE477L_Review_I - CMOS Digital Integrated Circuits EE477...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online