{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

LECTURE 4 DC AND TRANSIENT RESPONSE

LECTURE 4 DC AND TRANSIENT RESPONSE - Introduction to CMOS...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 2004
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4: DC and Transient Response Slide 2 CMOS VLSI Design Outline q DC Response q Logic Levels and Noise Margins q Transient Response q Delay Estimation
Background image of page 2
4: DC and Transient Response Slide 3 CMOS VLSI Design Activity 1) If the width of a transistor increases, the current will increase decrease not change 2) If the length of a transistor increases, the current will increase decrease not change 3) If the supply voltage of a chip increases, the maximum transistor current will increase decrease not change 4) If the width of a transistor increases, its gate capacitance will increase decrease not change 5) If the length of a transistor increases, its gate capacitance will increase decrease not change 6) If the supply voltage of a chip increases, the gate capacitance of each transistor will increase decrease not change
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4: DC and Transient Response Slide 4 CMOS VLSI Design Activity 1) If the width of a transistor increases, the current will increase decrease not change 2) If the length of a transistor increases, the current will increase decrease not change 3) If the supply voltage of a chip increases, the maximum transistor current will increase decrease not change 4) If the width of a transistor increases, its gate capacitance will increase decrease not change 5) If the length of a transistor increases, its gate capacitance will increase decrease not change 6) If the supply voltage of a chip increases, the gate capacitance of each transistor will increase decrease not change
Background image of page 4
4: DC and Transient Response Slide 5 CMOS VLSI Design DC Response q DC Response: V out vs. V in for a gate q Ex: Inverter – When V in = 0 -> V out = V DD – When V in = V DD -> V out = 0 – In between, V out depends on transistor size and current – By KCL, must settle such that I dsn = |I dsp | – We could solve equations – But graphical solution gives more insight I dsn I dsp V out V DD V in
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4: DC and Transient Response Slide 6 CMOS VLSI Design Transistor Operation q Current depends on region of transistor behavior q For what V in and V out are nMOS and pMOS in – Cutoff? – Linear? – Saturation?
Background image of page 6
4: DC and Transient Response Slide 7 CMOS VLSI Design nMOS Operation V gsn > V dsn > V gsn > V dsn < V gsn < Saturated Linear Cutoff I dsn I dsp V out V DD V in
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4: DC and Transient Response Slide 8 CMOS VLSI Design nMOS Operation V gsn > V tn V dsn > V gsn – V tn V gsn > V V dsn < V gsn – V tn V gsn < V Saturated Linear Cutoff I dsn I dsp V out V DD V in
Background image of page 8
4: DC and Transient Response Slide 9 CMOS VLSI Design nMOS Operation V gsn > V tn V dsn > V gsn – V tn V gsn > V V dsn < V gsn – V tn V gsn < V Saturated Linear Cutoff I dsn I dsp V out V DD V in V gsn = V in V dsn = V out
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4: DC and Transient Response Slide 10 CMOS VLSI Design nMOS Operation V gsn > V tn V in > V tn V dsn > V gsn – V tn V out > V in - V tn V gsn > V V in > V tn V dsn < V gsn – V tn V out < V - V tn V gsn < V V in < V tn Saturated Linear Cutoff I dsn I dsp V out V DD V in V gsn = V in V dsn = V out
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 62

LECTURE 4 DC AND TRANSIENT RESPONSE - Introduction to CMOS...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online