l1_flip flop.pdf - 1 E1122 DIGITAL LOGIC(B SPRING 2018...

Info icon This preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
E1122 DIGITAL LOGIC (B) SPRING 2018 Lecture 1 Flip Flop 1
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Grading Midterms 20% Score = (1 st midterm + 2 nd midterm)/2 Quizzes 10% Score = (1 st quiz + 2 nd quiz)/2 Project 20% [10 (project proposal) +10 (project design) + 10 (report) + 30 (project execution) + 10 ( project presentation) + 30 (project discussion)] The student will be informed with any change Textbook M. Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the Verilog HDL, 5th Edition , Prentice Hall. 2013 Course information
Image of page 2
Important dates 3 Project Project proposal fifth week Project approval sixth week Project design ninth week Final project + report Exams First quiz fourth week Second quiz fourteenth week First midterm eighth week Second midterm twelfth week Any delay for project leads to grade decrease
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Objectives Sequential Circuits Storage Elements Latches Flip-Flops
Image of page 4