l10_VHDL part2_final.pdf

l10_VHDL part2_final.pdf - E1121 DIGITAL LOGIC(A FALL 2017...

Info icon This preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
E1121 DIGITAL LOGIC (A) FALL 2017 Lecture 10 HDL
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Review Entity Describe Design Interface (I/O) Architecture Describe Function of the design Ports Definition Data Type Name Mode Structural Behavioral Data Flow
Image of page 2
VHDL Hierarchy Dataflow Behavioral
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon