Quiz_3.pdf - 2018/2/5 Take Test Quiz 3 34359.1182...

Info icon This preview shows pages 1–2. Sign up to view the full content.

Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 2018/2/5 Take Test: Quiz 3 — 34359.1182 Blackboard @ SU Courses Organizatic L1 catherifié Chin fl Assignments Take Test: Quiz 3 7 Take Test: Quiz 3 Test Information Description Instructions Timed Test This test has a time limit of 2 hours.You will be notified when time expires, and you may continue or submit. Warnings appear when half the time, 5 minutes, 1 minute, and 30 seconds remain. Multiple Attempts This test allows 2 attempts. This is attempt number 1. Force Completion This test can be saved and resumed later. The timer will continue to run if you leave the test. Remaining Time: 1 hour, 20 minutes, 12 seconds. s Question Completion Status: QUESTION 1 10 points Assume that individual stages of a datapathhave the following latencies: The clock cycle time of pipelined processor is 250ps ; The clock cycle time of non-pipelined processor is ‘1050ps QUESTION 2 10 points As compared to a single-cycled datapath, a pipelined datapath has lower latency and higher throughput. 0 True @ False QUESTION 3 10 points ADD instruction requires data memory access. @ True 0 False QUESTION 4 10 points If there are 5 stages in a pipeline, then 5 is the maximum possible speedup. 0 True @ False QUESTION 5 10 points Which of the following is correct for a load instruction? 0 MemtOReg should be set to cause the correct register destination to be sent to the register file. 0 We do not care about the setting Of MemtOReg for loads. @ None Of the others. h.- .n . u.- .. u . e . .. .. -I n- httpszllblackboard.syracuse.edu/webapps/assessment/take/launch.jsp?course_assessment_id=_102601_1&course_id=_383804_1&content_id=_... 1/2 2018/2/5 Take Test: Quiz 3 — 34359.1182 U MemtoKeg snoula De set 10 cause the data trorn memory to De sent to the regIster Tlle. QUESTION 6 10 points Magnetic disks are volatile storage devices. 0 True @ False QUESTION 7 10 points RAW hazard is a control hazard. @ True O False QUESTION 3 10 points Data dependencies can always be avoided by a bypass logic. 0 True @ False QUESTION 9 10 points RAID 5 can recover from a two-disk failure. @ True 0 False QUESTION 10 10 points nextPC=PC+_ Click Save and Submit to save and submit. Click Save All Answers to save all answers. Save All Answers Save and Submlt httpszllblackboard.syracuse.edu/webapps/assessment/take/launch.jsp?course_assessment_id=_102601_1&course_id=_383804_1&content_id=_... 2/2 ...
View Full Document

  • Spring '08
  • Sibert,E
  • Computer Architecture, Central processing unit, Instruction pipeline, clock cycle time

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern