lecture2 - Chapter 2 Digital Test Architectures EE141...

Info icon This preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
EE141 System-on-Chip Test Architectures Ch. 2 Digital Test Architectures - P. 1 Chapter 2 Digital Test Architectures
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE141 System-on-Chip Test Architectures Ch. 2 Digital Test Architectures - P. 2 What is this chapter about? Introduce Basic Design for Testability (DFT) Techniques Focus on Widely Used or Emerging DFT Architectures Illustrate Basic Test Architectures, Low-Power Test Architectures, and At- Speed Test Architectures
Image of page 2
EE141 System-on-Chip Test Architectures Ch. 2 Digital Test Architectures - P. 3 Digital Test Architectures Introduction Scan Design Logic Built-In Self-Test Test Compression Random-Access Scan Design Concluding Remarks
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon