EE 306 - HW 3 - HOME WORK # 3 Due Date: October 29, 2007...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
HOME WORK # 3 Due Date: October 29, 2007 Q1) (4.11) State the phases of the instruction cycle and briefly describe what operations occur in each phase. Q2) (4.8) Suppose a 32-bit instruction has the following format: OPCODE DR SR1 SR2 UNUSED If there are 255 opcodes and 120 registers, and every register is available as a source or destination for every opcode, 1. What is the minimum number of bits required to represent the OPCODE ? 2. What is the minimum number of bits required to represent the Destination Register ( DR )? 3. What is the maximum number of UNUSED bits in the instruction encoding? Q3) If a computer has a 16-bit MAR and a 32-bit MDR: 1. How many memory locations are available in the memory of this computer? 2. How many bits are stored at each of those locations? 3. What is the total size of the memory (in Bytes)? Q4) (Prob 5.5) 1. What is an addressing mode? 2. Name three places an instruction's operands might be located. 3.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/22/2008 for the course EE 306 taught by Professor Ambler during the Fall '07 term at University of Texas at Austin.

Page1 / 3

EE 306 - HW 3 - HOME WORK # 3 Due Date: October 29, 2007...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online