problemset4solutions - Department of Electrical and...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Department of Electrical and Computer Engineering The University of Texas at Austin EE 306, Fall 2006 Problem Set 4 Solutions Due: Monday October 30th, before class Instructor: Yale N. Patt TAs: Aseem Bathla, Cameron Davison, Lisa de la Fuente, Phillip Duran, Jose Joao, Jasveen Kaur, Rustam Miftakhutdinov, Veynu Narasiman, Nady Obeid, Poorna Samanta. Instructions You are encouraged to work on the problem set in groups and turn in one problem set for the entire group. Remember to put all your names on the solution sheet. Also remember to put the name of the TA in whose discussion section you would like the problem set turned back to you. Questions 1. (6 pts, 2 pts each) If a computer has a 16-bit MAR and a 32-bit MDR: a. How many memory locations are available in the memory of this computer? 2^16 = 65,536 locations b. How many bits are stored at each of those locations? 32 bits c. What is the total size of the memory (in Bytes)? 32 * 65,536 = 2,097,152 bits, so 2,097,152/8 = 262144 Bytes 2. (Prob 5.5) (8 pts, 2 pts each) a. What is an addressing mode? Addressing mode: mechanism for specifying where an operand is located. b. Name three places an instruction's operands might be located.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
An instruction's operands are located as an immediate value, in a register, or in memory. c. List the five addressing modes of the LC-3, and for each one state where the operand is located (from part b). The 5 are: immediate, register, direct memory address, indirect memory address, base + offset address. An immediate operand is located in the instruction. A register operand is located in a register (R0 - R7). A direct memory address, indirect memory address and base + offset address all refer to operands located in memory. d. What addressing mode is used by the ADD instruction shown in Section 5.1.2? Add R2, R0, R1 => register addressing mode. 3. (Prob 5.9) (8 pts, 2 pts each) We would like to have an instruction that does nothing. Many ISAs actually have an opcode devoted to doing nothing. It is usually called NOP, for NO OPERATION. The instruction is fetched, decoded and executed. The execution phase is to do nothing! Which of the following three instructions could be used
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/26/2009 for the course EE 302 taught by Professor Mccann during the Fall '06 term at University of Texas.

Page1 / 8

problemset4solutions - Department of Electrical and...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online