# hw1s - H H L on off on off off off on on L H H H 1 on off...

This preview shows pages 1–3. Sign up to view the full content.

ENGRD2300: Introduction to Digital Logic Fall 2008 Homework 1 Solutions Problem 1. Draw a logic diagram using AND, OR and NOT gates for the function a) (A’+B)·C b) (A+B)·(C+D’) Problem 2. Wakerly Drill Problem 3.5 FALSE. A NAND gate produces the same output as an OR gate with inverted inputs. A B C A’+B A’ A B C D (A’+B)∙C (A+B)∙(C+D’)

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ENGRD2300: Introduction to Digital Logic Fall 2008 Problem 3. Wakerly Drill Problem 3.11 A B C D Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Z L L L L off on off on off on off on H L L L H off on off on on on off off L L L L L off on off on off off on on L L L L H off on off on on off on off L L H L L off on on off off on off on H L H L H off on on off on on off off L L H H L off on on off off off on on L L H H H off on on off on off on off L H L L L on off off on off on off on H H L L H on off off on on on off off L H L H L on off off on off off on on L H L H H on off off on on off on off L H H L L on off on off off on off on L H H L H on off on off on on off off L H
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: H H L on off on off off off on on L H H H 1 on off on off on off on off L Problem 4. You are given the following circuit which has two inputs A and B and output OUT. (The inverters needed to obtain A’ and B’ are not shown for simplicity) A B C D OUT A A A’ A’ B’ B’ B B Q1 Q3 Q7 Q5 Q4 Q6 Q2 Q8 A’∙C’∙D’ + B’∙C’∙D’ ENGRD2300: Introduction to Digital Logic Fall 2008 a) Write a function table for this circuit. A B Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 OUT L L on off off on on off off on H L H on off off on off on on off L H L off on on off on off off on L H H off on on off off on on off H b) Draw a logic diagram for this circuit using AND gates, OR gates and inverters. (Include the inverters needed to obtain A’ and B’.) Problem 5. Draw a transistor level CMOS circuit for (A’·(B+C))’. Can it be done using only 6 transistors? This circuit requires at least 8 transistors. A Z B C A B A∙B+A’∙B V cc...
View Full Document

## This note was uploaded on 05/09/2009 for the course ENGRD 2300 taught by Professor Albonesi/long during the Fall '07 term at Cornell.

### Page1 / 3

hw1s - H H L on off on off off off on on L H H H 1 on off...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online