cpualu.pptx - So far Oscillator(Section 2 To generate the...

This preview shows 1 out of 11 pages.

So far …… Oscillator (Section 2) To generate the device clock which is necessary for the device to execute instructions and for the peripherals to perform their functions Architecture (Section 4) CPU & ALU. 1
Image of page 1

Subscribe to view the full document.

EPROM Program Memory Up to 8k x 14 RAM File Registers Up to 368 x 8 Program Counter 8-Level Stack (13-bit) Instruction Register Address MUX 13 14 Program Bus 8 Data Bus Instruction Decode & Control FSR Register STATUS Register Timing Generation Internal RC Clock OSC1/CLKIN OSC2/CLKOUT Power-Up Timer Oscillator Startup Timer Power-On Reset Watchdog Timer Brown-out Reset MUX 8 7 ALU W Register 8 3 PORT A PORTB PORTC RA0 RA1 RA2 RA3 RA4 RA5 RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 CPU & ALU. 2
Image of page 2
CPU & ALU. 3 Now …… CPU & ALU (Reference Manual - Section 5) Instruction Set … Instruction Format … Arithmetic and Logic Unit (ALU) … STATUS … Central Processing Unit (CPU) … Assembly Language Programming using MPLAB …
Image of page 3

Subscribe to view the full document.

Instruction Set CPU & ALU. 4 Instruction Set : the language you use to talk to a specific computer or a set of instructions used to tell a computer what functions/procedures to perform Instruction Set Architecture : what kind of instructions does the instruction set consist of.
Image of page 4
CPU & ALU.6 Instruction Set PICMicro Microcontrollers Byte-oriented File Register* Operations Bit-oriented File Register Operations Literal and Control Operations EPROM Program Memory Up to 8k x 14 RAM File Registers Up to 368 x 8 Program Counter 8-Level Stack (13-bit) Instruction Register EPROM Program Memory Up to 8k x 14 Up to 368 x 8 Program Counter 8-Level Stack (13-bit) Address MUX 13 14 Program Bus 8 Data Bus 7 PORTA PORTB RA0 RA1 RA2 RA3 RA4 RA5 RB0 RB1 * Part of data memory
Image of page 5

Subscribe to view the full document.

Instruction Set - Byte Oriented CPU & ALU. 6
Image of page 6
Instruction Set – Bit Oriented CPU & ALU. 7
Image of page 7

Subscribe to view the full document.

Instruction Set – Literal and Control Operations CPU & ALU. 8
Image of page 8
CPU & ALU.9 Arithmetic and Logic Unit (ALU) Addition addwf, addlw, incf Subtraction subwf, sublw, decf Shift rlf, rrf Logical andwf, xorwf, iorwf, andlw, xorlw, iorlw, comf Clear clrf
Image of page 9

Subscribe to view the full document.

Arithmetic and Logic Unit (ALU) ALU W Register 8 8 Special function registers (SFRs) And Gener al Purpose Registers (GPR) 8 8 from RAM
Image of page 10
Image of page 11
You've reached the end of this preview.
  • Spring '12
  • Adeel
  • Central processing unit, Processor register

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern