FLEX 8K.pdf - Altera FLEX 8000 Block Diagram Figure from...

This preview shows page 1 - 8 out of 18 pages.

1 Fall 2004, Lecture 21 Altera FLEX 8000 Block Diagram Figure from Altera technical literature FLEX 8000 chip contains 26–162 LABs Each LAB contains 8 Logic Elements (LEs), so a chip contains 208–1296 LEs, totaling 2,500–16,000 usable gates LABs arranged in rows and columns, connected by FastTrack Interconnect, with I/O elements (IOEs) at the edges
Image of page 1

Subscribe to view the full document.

2 Fall 2004, Lecture 21 Altera FLEX 8000 Logic Array Block Figure from Altera technical literature LAB = 8 LEs, plus local interconnect, control signals, carry & cascade chains
Image of page 2
3 Fall 2004, Lecture 21 Altera FLEX 8000 Logic Element Figure from Altera technical literature Each Logic Element (LE) contains: 4-input Look-Up Table (LUT) Can produce any function of 4 variables Programmable flip-flop Can configure as D, T, JR, SR, or bypass Has clock, clear, and preset signals that can come from dedicated inputs, I/O pins, or other LEs Carry chain & cascade chain
Image of page 3

Subscribe to view the full document.

4 Fall 2004, Lecture 21 Altera FLEX 8000 Carry Chain (Example: n-bit adder) Figure from Altera technical literature Carry chain provides very fast (< 1ns) carry-forward between LEs Feeds both LUT and next part of chain Good for high-speed adders & counters
Image of page 4
5 Fall 2004, Lecture 21 Altera FLEX 8000 Cascade Chain Figure from Altera technical literature Cascade chain provides wide fan-in Adjacent LE’s LUTs can compute parts of the function in parallel; cascade chain then serially connects intermediate values Can use either a logical AND or a logical OR (using DeMorgan’s theorem) to connect outputs of adjacent LEs Each additional LE provides 4 more inputs to the width of the function
Image of page 5

Subscribe to view the full document.

6 Fall 2004, Lecture 21 Altera FLEX 8000 LE Operating Modes Normal Arithmetic Up/down Counter Figure from Altera technical literature Each mode uses LE resources differently 7 out of 10 inputs (4 data from LAB local interconnect, feedback from register, and carry-in & cascade-in) go to specific destinations to implement the function Remaining 3 provide clock, clear, and preset for register
Image of page 6
7 Fall 2004, Lecture 21 Altera FLEX 8000 Operating Modes (cont.) Normal mode
Image of page 7

Subscribe to view the full document.

Image of page 8
  • Winter '16
  • tulasi kumar
  • Input/output, Altera

{[ snackBarMessage ]}

Get FREE access by uploading your study materials

Upload your study materials now and get free access to over 25 million documents.

Upload now for FREE access Or pay now for instant access
Christopher Reinemann
"Before using Course Hero my grade was at 78%. By the end of the semester my grade was at 90%. I could not have done it without all the class material I found."
— Christopher R., University of Rhode Island '15, Course Hero Intern

Ask a question for free

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern