PHYSICAL DESIGN_FLOORPLANNING.pptx

# PHYSICAL DESIGN_FLOORPLANNING.pptx - PHYSICAL DESGN •...

• 22

This preview shows page 1 - 7 out of 22 pages.

PHYSICAL DESGN Physical design is the process of generating the physical layout of the VLSI circuit from the schematic or gate level netlist. The physical layout contains all the mask layers with their exact locations and dimensions. The physical design phase mainly consists of four steps, namely, partitioning, floorplanning, placement, and routing.

Subscribe to view the full document.

Partitioning Partitioning is a process by which the entire VLSI circuit is divided into a smaller number of sub-circuits. The partitioning is done such that the number of interconnections between the sub-circuits are minimum. Typically, the entire circuit is partitioned into a number of blocks based on the functionality. Floorplanning Floorplanning is the starting step of the physical design in the VLSI design flow. All the design components and their interconnects are placed within a minimum area. The components are the functional blocks such as data path logic, control logic, memory elements. These components are rectangular shape and need to be properly placed and connected within a minimum area.
Goals of Floorplanning Step To arrange the blocks on the chip To decide the I/O pad locations To decide the number of power pads and their locations To decide the power distribution style To decide the clock distribution and their locations Inputs to the of Floorplanning Step A hierarchical netlist of the design which contains all blocks along with their area and connectivity information Pin location of each block Information whether the blocks are fixed or flexible

Subscribe to view the full document.

Netlist contains all the functional and control logic cells and blocks, memory blocks, registers and describes the input and output ports of each block and the connectivity between the blocks. Consider a multi function circuit which has 6 major blocks three registers A,B,C one functional unit (ALU) one control unit (CU) and one multiplexer unit(MUX).
The whole circuit is partitioned into six major blocks. Each block is represented by a rectangle which has a fixed amount of area requirement. Two different floorplans During the floorplanning, it is required to know if any block is flexible or fixed. A flexible block is normally made of standard cells; hence, their size is fixed, but they can be rearranged so that the block shape is flexible, whereas fixed blocks are not alterable. So, after placing the fixed blocks, the flexible blocks can be placed at the vacant areas.

Subscribe to view the full document.

Channel Definition Although the blocks are planned, it is very important to allocate space for interconnects between the blocks. Channel definition is the process
• Winter '16
• tulasi kumar
• Optimization, Electronic design automation, Floorplanning

{[ snackBarMessage ]}

###### "Before using Course Hero my grade was at 78%. By the end of the semester my grade was at 90%. I could not have done it without all the class material I found."
— Christopher R., University of Rhode Island '15, Course Hero Intern

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern