Lecture_3_Ch_1_Device_Controllers_Interrupts_DMA_.pdf - Lecture 3 Chapter 1 Introduction Provided Updated by Sameer Akram Operating System Concepts \u2013

Lecture_3_Ch_1_Device_Controllers_Interrupts_DMA_.pdf -...

This preview shows page 1 - 5 out of 12 pages.

Silberschatz, Galvin and Gagne ©2013 Operating System Concepts 9thEdit9on Lecture 3Chapter 1: Introduction Provided & Updated bySameer Akram
Background image
1.2 Silberschatz, Galvin and Gagne ©2013 Operating System Concepts 9thEdition Computer System Organization Computer-System Operation A modern general-purpose computer consists of one or more CPUs and a number of device controllers connected through common bus that provides access to shared memory. Each device controller is in charge of a particular device type.CPU(s) and the device controllers can execute in parallel, competing for memory cycles.
Background image
1.3 Silberschatz, Galvin and Gagne ©2013 Operating System Concepts 9thEdition Computer System Organization Computer-system operation To ensure orderly access to the shared memory, a memory controller synchronizes access to the memory.
Background image
1.4 Silberschatz, Galvin and Gagne ©2013 Operating System Concepts 9thEdition Computer-System Operation Each device controller is in charge of a particular device type. Depending on the controller, more than one devices can be attached to it. Each device controller maintains some local buffer storage and a set of special-purpose registers.
Background image
Image of page 5

You've reached the end of your free preview.

Want to read all 12 pages?

  • Fall '16
  • sir sameer
  • X86, Interrupt, Interrupt handler, number of device controllers

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture