Introduction to Computer Systems Chapter 5

Introduction to Computer Systems Chapter 5 - Appendix F...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Appendix F Selected Solutions F.5 Chapter 5 Solutions 5.1 (a) ADD - operate - register addressing for destination and source 1 - register or immediate addressing for source 2 (b) JMP - control - register addressing (c) LEA - data movement - immediate addressing (d) NOT - operate - register addressing 5.3 Sentinel. It is a special element which is not part of the set of allowable inputs and indicates the end of data. 5.5 (a) Addressing mode: mechanism for specifying where an operand is located. (b) An instruction’s operands are located as an immediate value, in a register, or in memory. (c) The 5 are: immediate, register, direct memory address, indirect memory address, base + offset address. An immediate operand is located in the instruction. A register operand is located in a register (R0 - R7). A direct memory address, indirect memory address and base + offset address all refer to operands locate in memory. (d) Add R2, R0, R1 = > register addressing mode. 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 APPENDIXF.SELECTEDSOLUTIONS 5.7 01111 (decimal 15) 5.9 (a) Add R1, R1, #0 = > differs from a NOP in that it sets the CC’s. (b) BRnzp #1
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/30/2008 for the course ECE 252 taught by Professor Wood during the Spring '08 term at University of Wisconsin.

Page1 / 3

Introduction to Computer Systems Chapter 5 - Appendix F...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online