sample1 - CSE 320 Sample Exam #1 1. (15 pts) Consider the...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
CSE 320 Sample Exam #1 1. (15 pts) Consider the following component-level diagram of a 4-to-2 priority encoder with a "valid output" signal, where D3 is the highest priority input signal. +------+ D3-->| |-->VALID D2-->| | D1-->| |-->F1 D0-->| |-->F0 +------+ When all four of the input signals are deasserted (the logical value zero), the "VALID" signal is deasserted and the other two output signals are both irrelevant. Otherwise, the "VALID" signal is asserted (the logical value one) and the priority encoder performs its normal encoding operation. a) Describe the functionality of this priority encoder using a truth table or a characteristic table. b) Give a gate-level diagram of this priority encoder.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2. (10 pts) Consider the following component-level diagram of a three-bit sequencer which generates the outputs 001, 010, 100, 001, 010, 100, and so on. +------+ INIT--->| |-->Q2 CLOCK-->| |-->Q1 LOAD--->| |-->Q0 +------+ The three "Q" output signals always reflect the current contents of the sequencer. When the asynchronous "INIT" signal is asserted, the sequencer is initialized (the "Q0" output signal is asserted, while the "Q1" and "Q2" output signals are deasserted). When the "LOAD" signal and the "CLOCK" signal are both asserted, the sequencer performs its shift operation. Draw a gate-level diagram of this sequencer.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 7

sample1 - CSE 320 Sample Exam #1 1. (15 pts) Consider the...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online