Computer Organization and Design: The Hardware/Software Interface

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
HW4 Solutions – Spring 2004 – Kubi 6.2, 6.3, 6.4, 6.9, 6.15, 6.18, 6.19, 6.21, 6.23, 6.26, 6.27, 6.28, 6.29, 6.31 6.2 6.3 6.4 6.9 6.15 Dependencies: One from MEM/WB of inst N to IDEX of inst N+1 Resolution: Insert stall between inst N and N+1 Total # cycles: 8
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
6.18 6.19 6.21 If there were no address calculations for memory ops, then there would be no single instruction that uses both MEM and ALU stages. Therefore, we could combine those two stages into a single one with no significant increase in cycle time (turn it into a four stage
Image of page 2