Homework9 - UNIVERSITY OF CALIFORNIA AT BERKELEY College of...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Dept. of Electrical Engineering and Computer Sciences Problem Set #9 Due Tuesday, April 18, 2006. EE 105 Spring 2006 1. Consider the following circuit of a p-channel common-source amplifier. V DD = V SS = 2.5 V I REF = 100 μ A R S = 10 k Ω , R L = 1 M Ω ( W / L ) 1 = ( W / L ) 2 = ( W / L ) 3 = 50/2 μ n C ox = 50 μ A/V 2 , μ p C ox = 25 μ A/V 2 V Tn = - V Tp = 1 V λ n = λ p = 0.05 V -1 C ox = 2.3 fF/ μ m 2 C jn = 0.5 fF/ μ m 2 , C jp = 0.3 fF/ μ m 2 C jswn = 0.5 fF/ μ m, C jswp = 0.35 fF/ μ m C ovn = 0.5 fF/ μ m, C ovp = 0.5 fF/ μ m L diffn = L diffp = 6 μ m a) Find the DC gate bias ( V I ) of M 1 such that the DC output voltage V O = 0 V. b) Draw the small-signal model of this amplifier and find the values of circuit elements in the small signal model. You should include the PMOS transistor device capacitances C gs 1 and C gd 1 as well as the capacitance at the load which is the sum of C db 1 , C db 2 and C gd
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

Homework9 - UNIVERSITY OF CALIFORNIA AT BERKELEY College of...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online