lecture21 - Lecture 21 Interconnect Modeling EECS 312...

Info icon This preview shows pages 1–13. Sign up to view the full content.

View Full Document Right Arrow Icon
EECS 312 1 Lecture 21: Interconnect Modeling EECS 312 Reading: 4.3.2 (ignore skin effect), 4.4 (ignore 4.4.5), 9.3.3
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Last Time EECS 312 2 Wiring capacitance is the main parasitic – Slows things down, can also cause noise problems (next time) – Can be comparable to device capacitances! – Area, fringing, interwire components – Interwire dominates today – Both simple and complex models exist to compute capacitance as a function of wire geometry
Image of page 2