CS
sp03 homequiz 6 solutions

# Computer Organization and Design: The Hardware/Software Interface

• Homework Help
• davidvictor
• 3

This preview shows pages 1–3. Sign up to view the full content.

1 University of California, Berkeley College of Engineering Computer Science Division EECS Fall 2001 John Kubiatowicz Homework Quiz (HW #6) November 21, 2001 CS152 Computer Architecture and Engineering This quiz combines two of the problems from homework #6. Good Luck! Your Name: SID Number: Discussion Section: Total:

This preview has intentionally blurred sections. Sign up to view the full version.

3 Memory Heirarchy This problem combines elements from chapter 7 and 8 problems. You have a 500 MHz processor with 2-levels of cache, 1 level of DRAM, and a DISK for virtual memory. Assume that it has a Harvard architecture (separate instruction and data cache at level 1). Assume that the memory system has the following parameters: Component Hit Time Miss Rate Block Size First-Level Cache 1 cycle 4% Data 1% Instructions 64 bytes Second-Level Cache 20 cycles + 1 cycle/64bits 2% 128 bytes DRAM 100ns+ 25ns/8 bytes 1% 16K bytes TLB 1 cycle 0.1% 16K bytes Finally, assume that the TLB has a fill penalty of 40 cycles.
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Question 1: Assume that the DRAM miss rate refers to a page fault. The DISK parameters are: Drive rotates at 12000RPM, transfer rate 32 MB/second, 10ms average seek time. What is the “Miss Penalty” for filling a DRAM page? You can treat MB=10 6 bytes and KB=10 3 bytes. Miss penalty = seek time + rotational delay + transfer time = 10ms + 6 3 10 32 10 16 12000 60 5 . x x + ⋅ = 13 ms Question 2: Write an equation for AMAT data as seen by the processor. You do not have to generate an actual number. This equation should evaluate to a time in “ns”, so make sure to check units. Hint: using a set of equations with symbolic values is probably the simplest thing to do. AMAT data =L1 hit time+L1 miss rate*(L2 hit time+L2 miss rate*(DRAM hit time+DRAM miss rate*DRAM miss penalty)) + TLB miss rate*TLB miss penalty =2ns + 0.04*(20cycles*2ns/cycle+128/8*2ns/cycle+0.01*(100ns+25ns/8bytes*16KB+0.001*13ms))+0.001*40ns =30.16ns...
View Full Document

• Spring '04
• Kubiatowicz
• Computer Architecture, Central processing unit, CPU cache, Seek time, miss penalty, Harvard Architecture

{[ snackBarMessage ]}

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern