This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Branch: 20%, Load: 13%, Store: 12%, Float Insts: 20%, Integer: 35% Further, through a hardware cache monitor, you measured the following miss rates: • Machine I: Instruction miss rate: 4%; Data miss rate: 20% • Machine II: Instruction miss rate: 2%; Data miss rate: 16% • Machine III: Instruction miss rate: 1.5%; Data miss rate: 14% Finally, the total CPI measured with Machine I is 3.0. 1. Which machine spends the most time waiting for memory? Justify your answer (no guesses!): 2. What is the CPI for Machine III? 3. Suppose that these machines run at 100Mhz (10ns cycle time). What is the average memory access time (AMAT) for each of these machines (in nanoseconds) assuming that machines I and II have a 1 cycle hit time and machine III has a 2 cycle hit time?...
View Full Document
- Spring '04
- Computer Architecture, Cycle Time, Instruction miss rate