fa01 homequiz 5

Computer Organization and Design: The Hardware/Software Interface

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 University of California, Berkeley College of Engineering Computer Science Division EECS Fall 2001 John Kubiatowicz Homework Quiz (HW #5) November 7, 2001 CS152 Computer Architecture and Engineering This quiz covers one of the problems from homework #5. Good Luck! Your Name: SID Number: Discussion Section: Total:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2
Background image of page 2
3 In problems 6.26 and 6.27, you were asked to consider a pipeline which does not support a delayed branch . Figure 6.51 from one of the printings of the book is reproduced on the previous page. 1. In this datapath, how many instructions must be “flushed” out of the pipeline when a branch is
Background image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: taken? Explain. 2. What must be in the Control oval in order to support flushing (i.e. when does it decide to assert IF.Flush)? What exactly does the IF.Flush signal do? 3. Consider the following instruction sequence: sub $2, $4, $5 beq $2, $3, somewhere Why doesnt this code sequence work properly on this hardware (this is a bug in the book!)? 4. Can you fix this problem without adding hardware (i.e. only moving hardware around)? Explain. How many instructions must be flushed on a taken branch now?...
View Full Document

Page1 / 3

fa01 homequiz 5 - taken? Explain. 2. What must be in the...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online