This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: [1 + jR S ( C + C (1 + g m r o ))] [1 + jr o [ C CS + C (1 + 1 /g m r o )]] Problem 3. Common-Base Stage Design 1 a) Assuming the output node dominates, we have: 2 10 10 p,out = 1 R C ( C + C CS ) R C 637 b) We know that the DC gain is A v = g m R C 1+ g m R S . We can see that picking a larger R C will result in a larger gain but a smaller bandwidth and vice-versa. Thus, our trade-of is between gain and bandwidth. Problem 4. Frequency Response o Emitter Follower C in = C + C (1 A v ) A v = R E 1 /g m + R E C in = C + C p 1 R E 1 /g m + R E P 50 F g m = I C /V T = 1 / 26 S R E 39 2...
View Full Document
- Fall '07
- Electrical Engineering