coen317-hw4.pdf - Microprocessor Systems Fall 2019 Homework 4 Out Thursday Nov 21 2019 Due date Thursday Nov 28 2019(10:00PM Type Individual Weight This

# coen317-hw4.pdf - Microprocessor Systems Fall 2019 Homework...

• Homework Help
• 1

This preview shows page 1 out of 1 page.

Microprocessor Systems Fall 2019 Department of Electrical & Computer Engineering - Concordia University Page 1/1 Homework 4 Out: Thursday, Nov. 21, 2019 Due date: Thursday, Nov. 28, 2019 ( 10:00PM ) Type: Individual Weight: This assignment is worth 2% of your final grade Submission: Must be on Moodle 1. (3 marks) Using the HCS12D PWM module, give the configuration steps required to generate a 10 Hz digital waveform with 50% duty cycle using the 16-bit mode from the PWM3 pin. Use center-aligned mode. Indicate the period of the clock source of PWM3 (E-clock = 24 MHz). 2. (3 marks) Consider an ADC using the successive approximation algorithm with n = 4. a) Determine the 4-bit codes and the quantized voltages g1848 g3038 for the input voltages provided in the following table. Assume g1848 g3005g3005 = 5 g1848 . [Hint: use g1848 g3038 = g4672 g3038 g2870 g3289 g4673 g1848 g3005g3005 for the quantized voltage]. Vin (v) 4-bit code V k (v) 4.78 0.31

#### You've reached the end of your free preview.

Want to read the whole page?

Unformatted text preview: 2.67 b) Determine the maximum possible quantization error (in voltage units) with n=4? 3. (2 marks) Consider a system with an 18-bit DSP (Discrete-Signal Processor), an A/D converter and a D/A converter, as shown in the figure below. The A/D and D/A converters have a -5 V to +5V range. The system must operate with a relative resolution of 0.001%. The A/D converter uses a linear mid-tread quantizer. a) What is the minimum number of bits required in both converters to satisfy the system requirement? b) What is the maximum resolution required in both converters to satisfy the system requirement? 4. (2 marks) Consider the HCS12 SCI1 module and E-clock = 24 MHz. a) Complete the following table. Baud Rate = Tx clock frequency (Hz) Rx clock frequency (Hz) SCI1BDH SCI1BDL 375000 24000 20000 1D 4C b) Give the largest and smallest baud rates. c) Give the respective values of SCI1BDH and SCI1BDL on each case....
View Full Document

• Fall '16

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern