Computer Organization and Design: The Hardware/Software Interface

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 University of California, Berkeley College of Engineering Computer Science Division EECS Spring 2001 John Kubiatowicz Midterm I SOLUTIONS March 1, 2001 CS152 Computer Architecture and Engineering Your Name: SID Number: Discussion Section: Problem Possible Score 1 20 2 20 3 30 4 30 Total 2 [ This page left for ] 3.141592653589793238462643383279502884197169399375105820974944 3 Problem 1: Performance Problem 1a : Name the three principle components of runtime that we discussed in class. How do they combine to yield runtime? Instruction count, Cycles per instruction (CPI), and clock period (or frequency) Runtime = InstCount CPI clockperiod = InstCount CPI clock frequency Now, you have analyzed a benchmark that runs on your companys processor. This processor runs at 300MHz and has the following characteristics: Instruction Type Frequency (%) Cycles Arithmetic and logical 35 1 Load and Store 25 2 Branches 25 3 Floating Point 15 5 Your company is considering a cheaper, lower-performance version of the processor. Their plan is to remove some of the floating-point hardware to reduce the die size. The wafer on which the chip is produced has a diameter of 10cm, a cost of $2000, and a defect rate of 1 / (cm 2 ). The manufacturing process has an 80% wafer yield and a value of 2 for . Here are some equations that you may find useful: The current procesor has a die size of 12mm 12mm. The new chip has a die size of 10mm 10mm, and floating point instructions will take 13 cycles to execute. Problem 1b : What is the CPI and MIPS rating of the original processor? CPI = (0.35 1) + (0.25 2) + (0.25 3) + (0.15 5) = 2.35 MIPS = 300MhZ CPI = 300MhZ/2.35 = 127.66 MIPS area die 2 diameter wafer area die diameter/2 wafer dies/wafer u u S u S 2 D D u u area die area unit per defects 1 yield wafer yield die 4 Problem 1c: What is the CPI and MIPS rating of the new processor? CPI = (0.35 1) + (0.25 2) + (0.25 3) + (0.15 13) = 3.55 MIPS = 300MhZ 3.55 = 84.51 Problem 1d: What is the original cost per (working) processor? 36 12 2 100 12 2 100 / 2 2 2 wafer die 27 . 2 2 . 1 1 1 80 . 2 2 dieYield 76 . 205 27 . 36 2000 ) ( / dieYield wafer die waferCost dieCost Problem 1e: What is the new cost per (working) processor? 56 10 2 100 10 2 100 / 2 2 2 wafer die 36 . 2 . 1 1 1 80 . 2 2 dieYield 21 . 99 36 . 56 2000 ) ( / dieYield wafer die waferCost dieCost Problem 1f: Assume that we are considering the other direction of improving the original processor by increasing the speed of floating point. What is the best possible speedup that we could get, and what would the CPI and MIPS rating be of the new processor?...
View Full Document

This homework help was uploaded on 01/29/2008 for the course CS 152 taught by Professor Kubiatowicz during the Spring '04 term at University of California, Berkeley.

Page1 / 22

sp01_midterm1_solution - 1 University of California,...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online