Lec13SCI

Lec13SCI - Lecture 13. Serial Communication Interface (SCI)...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EE471 13-SCI-1 Lecture 13. Serial Communication Interface (SCI) Introduction to SCI Configuration registers. Application example
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE471 13-SCI-2 Serial Communication Interface (SCI) SCI is an asynchronous communication system The sender and receiver each has its independent internal baud rate generation circuitry an SCI transmitter and an SCI receiver. SCI use parity bit for error checking Parity is generated in hardware for transmitted and received data. Receiver parity errors are flagged in hardware. There is a receiver wakeup feature, an idle line detect feature, a loop-back mode, and various error detection features. Two port pins provide the external interface for the transmitted data (TXD) and the received data (RXD).
Background image of page 2
EE471 13-SCI-3 Asynchronous vs. Synchronous Asynchronous means that the sender and receiver do not have a common clock. There must be a mechanism to synchronize the sender and receiver. The synchronization mechanism for SCI is based on NRZ format (one start, eight or nine data, and one stop bit).
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 16

Lec13SCI - Lecture 13. Serial Communication Interface (SCI)...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online