01_425_S07 - ECE 425 VLSI Circuit Design Lecture 1 Course...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 [email protected] ECE 425 - VLSI Circuit Design Lecture 1 - Course Overview Spring 2007
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 425 Spring 2007 Lecture 1 - Course Overview 2 Announcements Course Website: http://foghorn.cadlab.lafayette.edu/ece425/ Brief Lab Tomorrow in AEC 400 Reading Wolf 1, 2.1-2.3
Background image of page 2
ECE 425 Spring 2007 Lecture 1 - Course Overview 3 Today’s Topics Course overview Objectives Roadmap for the Semester Administrative Details VLSI Overview Transistor Structure Static CMOS Logic VLSI Trends
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 425 Spring 2007 Lecture 1 - Course Overview 4 Course Objectives Students should be able to… VLSI Circuit Analysis: Understand MOS transistor operation, design eqns. Estimate power consumption CMOS Processing and Layout Understand the VLSI manufacturing process. Have an appreciation of current trends in VLSI manufacturing. Understand layout design rules. Design and analyze layouts for simple digital CMOS circuits Design and analyze hierarchical circuit layouts. Understand ASIC Layout styles.
Background image of page 4
ECE 425 Spring 2007 Lecture 1 - Course Overview 5 Course Objectives Students should be able to… (cont’d) VLSI System Design Understand register-transfer level design. Design simple combinational and sequential logic circuits using using a Hardware Description Language (HDL). Design small to medium circuits consisting of multiple components such as a controller and datapath using a HDL. Understand the design flows used in industrial IC design. Design a small standard-cell chip in its entirety using a variety of CAD tools and check it for correct operation.
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 425 Spring 2007 Lecture 1 - Course Overview 6 Roadmap for the term: major topics VLSI Overview Mixed Signal Concerns: D/A, A/D Conversion Register-Transfer Design with Verilog Design Project: Complete Chip
Background image of page 6
ECE 425 Spring 2007 Lecture 1 - Course Overview 7 Administrative Details Grading Take-Home Entry Exam 0% 2 In-Class Exams 50% Laboratory 40% Homeworks 10% My Schedule ECE 425 MWF 9:00-9:50, T 1:10-4:00 PM VAST 200 MW 10:00-11:50 Office Hours MWF 2-3, T 10-12 or by appointment
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 425 Spring 2007 Lecture 1 - Course Overview 8 Adminstrative Details (cont’d) Prerequisites Unofficial: ECE 211, 212 - Digital Design Textbook W. Wolf, Modern VLSI Design: Systems on Silicon
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 42

01_425_S07 - ECE 425 VLSI Circuit Design Lecture 1 Course...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online