This preview shows page 1. Sign up to view the full content.
Unformatted text preview: simple gates F. Two 1-4 decoder, Two 2-1 multiplexer, and few simple gates G. a PAL with 4-SUM outputs H. PLA I. a ROM J. Implement a 4-2 Encoder using a 4-1 Multiplexer and few gates K. Implement a 8-1 Multiplexer using 2-1 encoders(w/enable) and few gates L. Implement a 8-1 multiplexer using 4-2 encoders(w/enable) and few gates...
View Full Document
This note was uploaded on 07/08/2009 for the course ECEN 248 taught by Professor Lu during the Spring '08 term at Texas A&M.
- Spring '08