lecture10annotat

lecture10annotat - ve 6.012- Microelectronic Devices and...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ve 6.012- Microelectronic Devices and Circuits- Fall 2005 Lecture 10-1 Lecture 10- MOSFET (II) MOSFET I-V Characteristics ( cont. ) October 13, 2005 Contents : 1. The saturation regime 2. Backgate characteristics Reading assignment: Howe and Sodini, Ch. 4, 4.4 Announcements: Quiz 1: 10/13, 7:30-9:30 PM, (lectures #1-9); open book; must ha calculator. must have calculator. 6.012- Microelectronic Devices and Circuits- Fall 2005 Lecture 10-2 Key questions How does the MOSFET work in saturation? Does the pinch-off point represent a block to current ow? How come the MOSFET current still increases a bit with V DS in saturation? How does the application of a back bias affect the MOSFET I-V characteristics? 6.012- Microelectronic Devices and Circuits- Fall 2005 Lecture 10-3 1. The saturation regime Geometry of problem: n + n + n + p S G D B 0 L depletion region V BS =0 V GS V DS I D I S inversion layer y -t ox 0 x j x Regimes of operation so far ( V BS = 0): Cut-off : V GS < V T , V GD < V T : no inversion layer anywhere underneath gate I D = 0 Linear : V GS > V T , V GD > V T (with V DS > 0): inversion layer everywhere underneath gate W V DS I D = n C ox ( V GS V T ) V DS L 2 6.012- Microelectronic Devices and Circuits- Fall 2005 Lecture 10-4 Output characteristics: I D 0 V GS V GS =V T V DS =V GS-V T 0 V DS 6.012- Microelectronic Devices and Circuits- Fall 2005 Lecture 10-5 2 Review of Q n , E y , V c , and V GS V c ( y ) in linear regime as V DS increases: |Q n (y)| 0 |E y (y)| 0 V c (y) V DS 0 V GS-V c (y) V GS V T V DS V DS =0 0 0 0 y L L L y y V DS 0 L y C ox (V GS-V T ) local gate overdrive V DS =0 V DS =0 V DS =0 V DS V DS V DS Ohmic drop along...
View Full Document

Page1 / 20

lecture10annotat - ve 6.012- Microelectronic Devices and...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online