Lec11 - 6.012 Electronic Devices and Circuits Lecture 11 The MOS Capacitor Outline Announcements Handout Lecture Outline and Summary Exams Will be

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
6.012 - Electronic Devices and Circuits Lecture 11 - The MOS Capacitor - Outline Announcements Handout - Lecture Outline and Summary Exams - Will be returned in recitation next Wed. Qualitative description - MOS in thermal equilibrium Definition of structure: metal/silicon dioxide/p-type Si (Example: n-MOS) Electrostatic potential of metal relative to silicon: f m Zero bias condition: Si surface depleted if f m > f p-Si (typical situation) Negative bias on metal: depletion to flat-band to accumulation Positive bias on metal: depletion to threshold to inversion Quantitative modeling - MOS in thermal equilibrium, v BC = 0 Depletion approximation applied to the MOS capacitor 1. Flat-band voltage, V FB 2. Accumulation layer sheet charge density, q A * 3. Maximum depletion region width, X DT 4. Threshold voltage, V T 5. Inversion layer sheet charge density, q N * MOS with bias applied to the adjacent n + -region Implication for depletion region width Impact on threshold voltage Clif Fonstad, 10/03 Lecture 11 - Slide 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Another view of bipolar transistor operation: Changing the potential energy barrier between emitter and collector with the B-E voltage The p-type base region places a potential energy barrier for electrons, q f b , between the n- type emitter and collector regions. Clif Fonstad, 10/03 Electrons can only flow from the emitter to the collector when this potential barrier, q f b , is reduced by appling a forward bias on the base- emitter junction. [It is reduced to q( f b - v BE ).] When the collector is biased
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/20/2009 for the course CSAIL 6.012 taught by Professor Prof.cliftonfonstadjr. during the Fall '03 term at MIT.

Page1 / 16

Lec11 - 6.012 Electronic Devices and Circuits Lecture 11 The MOS Capacitor Outline Announcements Handout Lecture Outline and Summary Exams Will be

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online