# lec12 - 6.012 Microelectronic Devices and Circuits Fall...

This preview shows pages 1–7. Sign up to view the full content.

6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 20, 2005 Contents : 1. Introduction to digital electronics: the inverter 2. NMOS inverter with resistor pull up Reading assignment: Howe and Sodini, Ch. 5, §§ 5.1-5.3.2

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 12-2 Key questions What are the key fgures oF merit oF logic circuits? How can one make a simple inverter using a single MOS±ET?
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 12-3 1. Introduction to digital electronics: the in- verter In digital electronics, digitally-encoded information is rep- resented by means of two distinct voltage ranges: V logic 1 logic 0 undefined region V OL V MAX V MIN V OH logic 0 : V MIN V V OL logic 1 : V OH V V MAX undefned logic value : V OL V V OH . Logic operations are performed using logic gates . Simplest logic operation of all: inversion inverter

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 12-4 ± Ideal inverter : IN OUT=IN IN OUT 0 1 1 0 Circuit representation and ideal transfer function: v + + + - - V IN V OUT V OUT V IN V + V + V + 2 V OUT =V IN V + 2 V M = 0 0 DeFne switching point or logic threshold : V M input voltage for which V OUT = V IN -for 0 V IN V M V OUT = V + -for V M V IN V + V OUT =0
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 12-5 Key property of ideal inverter: signal regeneration v + + + - - V IN V OUT V OUT V IN V + V + V + 2 V OUT =V IN V + 2 V M = 0 0 Ideal inverter returns well deFned logical outputs (0 or V + ) even in the presence of considerable noise in V IN (from voltage spikes, crosstalk, etc.) V + V M V IN 0 V + V M V OUT V OUT 0 V + V M V IN 0 V + V M 0 V OUT V + V M V IN 0 V + V M 0 pulse edge sharpening noise suppression logic level restoration

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
6.012 - Microelectronic Devices and Circuits - Fall 2005
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 17

lec12 - 6.012 Microelectronic Devices and Circuits Fall...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online