Lecture8annotat - 6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 8-1 Lecture 8 PN Junction and MOS Electrostatics(V Electrostatics of

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 8-1 Lecture 8 - PN Junction and MOS Electrostatics (V) Electrostatics of Metal-Oxide-Semiconductor Structure ( cont. ) October 4, 2005 Contents : 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime 5. Threshold 6. Inversion regime Reading assignment: Howe and Sodini, Ch. 3, §§ 3.8-3.9 Announcements: Quiz 1: 10/13, 7:30-9:30 PM, (lectures #1-9); open book; must have calculator.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 8-2 Key questions Is there more than one regime of operation of the MOS structure under bias? What does ”carrier inversion” mean and what is the big deal about it? How does the carrier inversion charge depend on the gate voltage?
Background image of page 2
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 8-3 1. Overview of MOS electrostatics under bias x 0 -t ox "metal" (n + polySi) oxide semiconductor (p type) contact contact V GB +- Application of bias: built-in potential across MOS structure increases from φ B to φ B + V GB oxide forbids current flow J = 0 everywhere in semiconductor need drift=-diffusion in SCR must maintain boundary condition at Si/SiO 2 inter- face: E ox /E s ± 3 How can this be accommodated simultaneously? with potential build up across MOS equal to φ B + V GB quasi-equilibrium situation
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 8-4 Important consequence of quasi-equilibrium: Boltzmann relations apply in semiconductor [they were derived starting from J e = J h =0 ] n i e ( x ) /kT n ( x )= p ( x n i e ( x ) /kT and 2 np = n at every x i [not the case in p-n junction or BJT under bias]
Background image of page 4
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 8-5 2. Depletion
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/20/2009 for the course ELECTRICAL 6.012 taught by Professor Prof.jesúsdelalamo during the Fall '05 term at MIT.

Page1 / 17

Lecture8annotat - 6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 8-1 Lecture 8 PN Junction and MOS Electrostatics(V Electrostatics of

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online