This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Bus Mechanisms: Totem Pole, Open Collector, . .. More:. .. Finite State Machines: Transition Tables and Transition Diagrams Timing Diagrams Mealey and Moore Machines Building Blocks: S-R Latches Edge Triggered Devices Flip-Flops (D, T, JK) MUXes, deMUXes (selectors) Counters PALs Internal Architecture: SP realization Clock and OE realizations Don't worry about specifics for specific parts VHDL: Understand logical assignment, instantiation IF/Then/Else and Case/When statement structures Entity and Architecture...
View Full Document
This note was uploaded on 07/20/2009 for the course ELECTRICAL 6.111 taught by Professor Prof.dontroxel during the Fall '02 term at MIT.
- Fall '02